A SURVEY ON FORMAL VERIFICATION METHODS IN VLSI DESIGN

Jiang Ming; Liu Mingye

Jiang Ming, Liu Mingye. A SURVEY ON FORMAL VERIFICATION METHODS IN VLSI DESIGNJ. Journal of Computer-Aided Design & Computer Graphics, 1996, 8(2): 155-160.

Citation:

Jiang Ming, Liu Mingye. A SURVEY ON FORMAL VERIFICATION METHODS IN VLSI DESIGNJ. Journal of Computer-Aided Design & Computer Graphics, 1996, 8(2): 155-160.

Citation:

Jiang Ming, Liu Mingye. A SURVEY ON FORMAL VERIFICATION METHODS IN VLSI DESIGNJ. Journal of Computer-Aided Design & Computer Graphics, 1996, 8(2): 155-160.

A SURVEY ON FORMAL VERIFICATION METHODS IN VLSI DESIGN

Graphical Abstract

Abstract

Abstract

In this paper,the theory of formal verification is discussed and a survey on various methods and systems of formal verification and some important applications are given. The current trends of formal verification are also discussed.

FullText(HTML)

References (0)

Cited By

Extended English Abstract

Turn off MathJax

Article Contents

A SURVEY ON FORMAL VERIFICATION METHODS IN VLSI DESIGN

Abstract

Catalog

Export File

Citation

Format

Content