Scan Testing Technology for SoC Designs

In this paper, a hierarchical scan testing architecture is discussed and implemented in a multi-million gates scale SoC design successfully, and the experimental results show that the method not only improves the testability and assures the test coverage of the chip greatly, but also saves the development time and cost at the same time.