Practical Study of Key Techniques of High-Speed Display and Graphics Management for Logic Schematics

The display technique with three\level buffer proposed in this paper has not only solved the problem of high\speed display for large schematics but also ensured scrolling smoothly. The implementation of graphics management is also discussed. Combining the vector storage with graphics library of logic cell can save the storage space and reserve the color.