Research Advances on High-Level Equivalence Checking for SoC Designs

This paper analyzes the difficulties on high-level equivalence checking, and classifies the recent research works in high-level equivalence checking according to the algorithm types. Then, the advantages, disadvantages and the used techniques of the existing algorithms are analyzed. Finally, the existing challenges and future research directions in high-level equivalence checking for SoC design are discussed.