STATE TEST GENERATION FOR SYNCHRONOUS CIRCUITS
-
-
Abstract
Based on the character of stuck-up fault, this paper describes state transition testing algorithm. This approach involves state transition fault model and collapsing of fault set. In order to test the circuits that has not any reset state, special way for resolving start state is described. Finally. heuristic information that used testing process are proposed
-
-