Reducing Test Power Dissipation with Novel Power Gating Implementation

To reduce dynamic power and static power in the shift process of test procedure,a novel power gating implementation scheme is proposed.During placement phase of backend design,the registers are placed together based on the location of clock gating cells so as to physically isolate with the combinational logic.After that,power/ground network is tailored under the requirements of power gating cells.At last,the difficulties of providing separate power supply for registers and combinational logic circuits are resolved.The evaluation results on Godson-3 floating-point fused multiply-add block show that around 45% of the test power can be reduced with some penalties of area increase and no performance and test coverage degradation occurs.Moreover,it can be easily integrated into the mainstream design method.