投审稿平台


投稿指南
下载专区
地  址:北京市海淀区中关村科学院
南路6号中国科学院计算所342号 [地图]
《计算机辅助设计与图形学学报》编辑部
邮政编码:100190
电  话:010-62562491
          010-62600342
订阅信息
ISSN      1003-9775
CN        11-2925/TP
邮发代号:82-456
单    价:80.00元
全年订价:960.00元
在线期刊

AXIG及其基于双逻辑的面积优化

赵思思, 夏银水*, 张骏立, 厉琼莹
(宁波大学电路与系统研究所 宁波 315211)
分类号: TP391.41
出版年,卷(期):页码: 2017 , 29 ( 7 ): 1380-1388 赵思思
摘要: 针对逻辑函数基于单一的传统布尔逻辑(TB逻辑)进行逻辑优化的局限性, 提出基于TB逻辑和Reed-Muller逻辑(RM逻辑)的双逻辑图形表示的面积优化方法. 首先将逻辑函数表示成以“与”、“异或”、“非”为运算集的AXIG(AND/XOR/INV graph), 得到逻辑函数的双逻辑图形表示; 然后将所得到的AXIG划分成适合TB逻辑和适合RM逻辑的2部分分别进行逻辑优化; 最终实现逻辑函数的面积优化. 实验结果表明, 该方法优于已有的逻辑综合方法.
关键词: Reed-Muller逻辑; 与异或非图; 分解; 面积优化
AXIG and Area Optimization Based on Dual-Logic
Zhao Sisi, Xia Yinshui*, Zhang Junli, and Li Qiongying
(Institute of Circuits and System, Ningbo University, Ningbo 315211)
abstract: To overcome the limitation based on single traditional Boolean (TB) logic optimization of logic function, the area optimization method based on TB logic and Reed-Muller (RM) logic called dual logic with graph representation is proposed. Firstly, logic function is represented in called AXIG (AND/XOR/INV Graph) based on the operator set of AND, XOR, INV and dual logic graph representation of logic function is obtained. Then, the obtained AXIG is partitioned into two parts with suitable for TB logic and RM logic implementation, respectively. Finally, the area optimization of logic function is implemented. Experimental results show that the proposed method is more efficient than published logic synthesis method.
keyword: Reed-Muller logic; AND-XOR-inverter graph; partition; area optimization
 
Copyright © 2004《计算机辅助设计与图形学学报》版权所有
电话:010-62600342 传真:010-62562491
E_mail:jcad@ict.ac.cn